Don’t use PCIe 7 for interconnect. FEC & PAM4 no good. PCIe 5.0 good enough. Latency >>> BW for inference. Only send what you need over bus. But Software engineers very stupid they waste so many cycles.
